

UNIVERSITI SAINS MALAYSIA

Peperiksaan Semester Kedua
Sidang Akademik 1992/93

April 1993

ZSE 416/4 - Pengantar Mikropemproses/Mikrokomputer

Masa : (3 jam)

Sila pastikan bahawa kertas peperiksaan ini mengandungi LIMA muka surat yang bercetak sebelum anda memulakan peperiksaan ini.

Jawab kesemua LIMA soalan.

Kesemuanya wajib dijawab di dalam Bahasa Malaysia.

1. (a) (i) Tukar nombor-nombor desimal -127 dan -128 kepada nombor-nombor pelengkap duaan.

- (ii) Tukar nombor-nombor pelengkap duaan 11111011 dan 01110111 kepada nombor-nombor desimal yang setara.

(20/100)

- (b) Dengan menggunakan pelengkap duaan, cari jawapan dalam 8 bit bagi nombor-nombor desimal berikut:

- (i) $(+20) + (-60)$
(ii) $(-3) + (-4)$
(iii) $(+3) - (+8)$
(iv) $(+89) + (-46)$

(40/100)

- (c) Cari nombor oktal dan heksadesimal setara bagi 10101010.01010101.

(10/100)

- (d) Jelaskan mengapa komputasi atau pengiraan dalam mikropemproses tidak menggunakan sistem desimal?

(30/100)

2. (a) Pernyataan Boolean, F bagi menyatakan secara ringkas tentang output daripada get dan litar logik adalah

$$F = A.\bar{B}.\bar{C}.D + A.B.C.D$$

- (i) Lakarkan litar logik untuk F.
(ii) Dapatkan jadual kebenaran bagi litar tersebut.

(25/100)

- (b) Huraikan 3 (tiga) jenis bas yang terlibat dalam semua pemindahan data bagi suatu mikropemproses.

(35/100)

- (c) Terangkan apakah yang dimaksudkan dengan teknik input/output. Huraikan 3 (tiga) teknik asas bagi input/output.

(40/100)

3. (a) Papan mata Intel SDK-85 ditunjukkan dalam gambarajah di bawah:

RESET	VECT INTR	C	D	E	F
SINGLE STEP	GO	8 H	9 L	A	B
SUBST MEM	EXAM REG	4 SPH	5 SPL	6 PCH	7 PCL
NEXT ,	EXEC .	0	1	2	3 I

Nyatakan apakah fungsi kunci-kunci berikut:

- (i) RESET
- (ii) SUBST MEM
- (iii) EXAM REG
- (iv) SINGLE STEP

(30/100)

- (b) Dengan menunjukkan langkah-langkah dalam memperolehi jawapan anda, apakah kandungan akumulator selepas mengeksekusikan arahan-arahan berikut:

- (i) $\left. \begin{array}{l} \text{ADD E} \\ \text{DAA} \end{array} \right\}$ Jika nilai awal: $[A] = 46_{16}$ dan $[E] = 14_{16}$
- (ii) ANI B) Jika nilai awal: $[A] = 57_{16}$
- (iii) CMP E) Jika nilai awal: $[A] = 42_{16}$ dan $[E] = 27_{16}$

(30/100)

- (c) (i) Program di bawah menunjukkan suatu program dalam bahasa mesin. Dengan menggunakan Kad Rujukan Bahasa Asembli Intel 8085/8080, tukarkan bahasa mesin ini ke bahasa asembli.

<u>Alamat (Heks)</u>	<u>Kandungan (Heks)</u>
2000	01
2001	00
2002	20
2003	2A
2004	00
2005	20
2006	09
2007	CF

- (ii) Cari kandungan pasangan daftar H, L selepas mengeksekusikan program dalam c(i).

(40/100)

4. (a) Tunjukkan lokasi semua flag di dalam daftar status dan terangkan bagaimana flag-flag ini bertindak.

(20/100)

- (b) Nyatakan setiap flag di dalam daftar status samada terpengaruh atau tidak dengan arahan-arahan 8085 berikut:

- (i) STC
- (ii) LHL
- (iii) ORA
- (iv) OUT

(20/100)

- (c) (i) Lakarkan satu carta aliran terperinci bagi membanding dua nombor heksadesimal dan menstorkan nombor terkecil di dalam lokasi ingatan 2040H.

- (ii) Berdasarkan carta aliran di dalam soalan c(i), tuliskan program di dalam bahasa asembli 8085.

(60/100)

5. (a) 8-bit mikropemproses Intel 8085 adalah ditempatkan di dalam 40-pin DIP (dual-in-line package) atau pakej bertalian dual). Gambarajah pinout bagi mikropemproses 8085 ditunjukkan dalam gambarajah di bawah:

- (i) Pin 3 dan 36
- (ii) Pin 4 dan 5
- (iii) pin 7, 8 dan 9
- (iv) pin 10 dan 11
- (v) pin 12-19
- (vi) pin 21-28.

(20/100)

- (b) Huraikan mengenai mod-mod pengalamatan yang lazimnya tersedia dalam suatu mikropemproses. Berikan 1 (satu) contoh op kod bagi setiap mod pengalamatan yang dihuraikan.

(55/100)

- (c) Jelaskan mengenai bas antara muka IEEE 488 dan apakah parameter-parameter komunikasi yang disetkan bagi piawai ini.


(25/100)

RESTART TABLE

Name	Code	Restart Address
RST 0	C7	0000 ₁₆
RST 1	CF	0008 ₁₆
RST 2	D7	0010 ₁₆
RST 3	DF	0018 ₁₆
RST 4	E7	0020 ₁₆
TRAP	Hardware* Function	0024 ₁₆
RST 5	EF	0028 ₁₆
RST 6.5	Hardware* Function	002C ₁₆
RST 8	F7	0030 ₁₆
RST 9.5	Hardware* Function	0034 ₁₆
RST 7	EF	0038 ₁₆
RST 7.5	Hardware* Function	003C ₁₆

*NOTE: The hardware functions refer to the on-chip interrupt feature of the 8085 only.

USE OF THE A REGISTER BY RIM AND SIM INSTRUCTIONS (8085 ONLY)



00 NOP	28 DCX H	56 MOV D,M	84 ADD C	AC XRA H
01 LXI B, dble	2C INR L	57 MOV D,A	85 ADD D	AD XRA L
02 STAX B	2D DCR L	58 MOV E,B	86 ADD E	AE XRA M
03 INX B	2E MVI L, byte	59 MOV E,C	87 ADD H	AF XRA A
04 INR B	2F CMA	5A MOV E,D	88 ADD L	80 ORA B
05 DCR B	30 SIM*	5B MOV E,E	89 ADD M	81 ORA C
06 MVI B, byte	31 LXI SP, dble	5C MOV E,H	8A ADD A	82 ORA D
07 RLC	32 STA adr	5D MOV E,L	8B ADC B	83 ORA E
08 ...	33 INX SP	5E MOV E,M	8C ADC C	84 ORA H
09 DAD B	34 INR M	5F MOV E,A	8D ADC D	85 ORA L
0A LDAX B	35 DCR M	60 MOV H,B	8E ADC E	86 ORA M
0B DCX B	36 MVI M, byte	61 MOV H,C	8F ADC H	87 ORA A
0C INR C	37 STC	62 MOV H,D	90 ADC L	88 CMP B
0D DCR C	38 ...	63 MOV H,E	8E ADC M	89 CMP C
0E MVI C, byte	39 DAD SP	64 MOV H,H	8F ADC A	8A CMP D
0F RRC	3A LDA adr	65 MOV H,L	90 SUB B	8B CMP E
10 ...	3B DCX SP	66 MOV H,M	91 SUB C	8C CMP H
11 LXI D, dble	3C INR A	67 MOV H,A	92 SUB D	8D CMP L
12 STAX D	3D DCR A	68 MOV L,B	93 SUB E	8E CMP M
13 INX D	3E MVI A, byte	69 MOV L,C	94 SUB H	8F CMP A
14 INR D	3F CMC	6A MOV L,D	95 SUB L	C0 RNZ B
15 DCR D	40 MOV B,B	6B MOV L,E	96 SUB M	C1 POP B
16 MVI D, byte	41 MOV B,C	6C MOV L,H	97 SUB A	C2 JNZ
17 RAL	42 MOV B,D	6D MOV L,L	98 SBB B	C3 JMP
18 ...	43 MOV B,E	6E MOV L,M	99 SBB C	C4 CNZ
19 DAD D	44 MOV B,H	6F MOV L,A	9A SBB D	C5 PUSH B
1A LDAX D	45 MOV B,L	70 MOV M,B	9B SBB E	C6 ADI
1B DCX D	46 MOV B,M	71 MOV M,C	9C SBB H	C7 RST
1C INR E	47 MOV B,A	72 MOV M,D	9D SBB L	C8 RZ
1D DCR E	48 MOV C,B	73 MOV M,E	9E SBB M	C9 RET
1E MVI E, byte	49 MOV C,C	74 MOV M,H	9F SBB A	CA JZ
1F RAR	4A MOV C,D	75 MOV M,L	A0 ANA B	CB ...
20 RIM*	4B MOV C,E	76 HLT	A1 ANA C	CC CZ
21 LXI H, dble	4C MOV C,H	77 MOV M,A	A2 ANA D	CD CALL
22 SHLD adr	4D MOV C,L	78 MOV A,B	A3 ANA E	CE ACI
23 INX H	4E MOV C,M	79 MOV A,C	A4 ANA H	CF RST
24 INR H	4F MOV C,A	7A MOV A,D	A5 ANA L	D0 RNC
25 DCR H	50 MOV D,B	7B MOV A,E	A6 ANA M	D1 POP
26 MVI H, byte	51 MOV D,C	7C MOV A,H	A7 ANA A	D2 JNC
27 DAA	52 MOV D,D	7D MOV A,L	A8 XRA B	D3 OUT
28 ...	53 MOV D,E	7E MOV A,M	A9 XRA C	D4 CNC
29 DAD H	54 MOV D,H	7F MOV A,A	AA XRA D	D5 PUS
2A LHLD adr	55 MOV D,L	80 ADD B	AB XRA E	D6 SUI

*8085 Only

All mnemonics copyright © Intel Corporation 1976

DATA TRANSFER GROUP

Move	Move (cont)	Move Immediate
MOV A,A 7F	MOV E,A 5F	MVI A, byte 3E
MOV A,B 78	MOV E,B 58	MVI B, byte 06
MOV A,C 79	MOV E,C 59	MVI C, byte 0E
MOV A,D 7A	MOV E,D 5A	MVI D, byte 16
MOV A,E 7B	MOV E,E 5B	MVI E, byte 1E
MOV A,H 7C	MOV E,H 5C	MVI H, byte 26
MOV A,L 7D	MOV E,L 5D	MVI L, byte 2E
MOV A,M 7E	MOV E,M 5E	MVI M, byte 36
MOV B,A 47	MOV H,A 67	
MOV B,B 48	MOV H,B 68	
MOV B,C 41	MOV H,C 61	
MOV B,D 42	MOV H,D 62	
MOV B,E 43	MOV H,E 63	
MOV B,H 44	MOV H,H 64	
MOV B,L 45	MOV H,L 65	
MOV B,M 46	MOV H,M 66	
MOV C,A 4F	MOV L,A 6F	
MOV C,B 48	MOV L,B 68	
MOV C,C 49	MOV L,C 69	
MOV C,D 4A	MOV L,D 6A	
MOV C,E 4B	MOV L,E 6B	
MOV C,H 4C	MOV L,H 6C	
MOV C,L 4D	MOV L,L 6D	
MOV C,M 4E	MOV L,M 6E	
MOV D,A 57	MOV M,A 77	
MOV D,B 50	MOV M,B 70	
MOV D,C 51	MOV M,C 71	
MOV D,D 52	MOV M,D 72	
MOV D,E 53	MOV M,E 73	
MOV D,H 54	MOV M,H 74	
MOV D,L 55	MOV M,L 75	
MOV D,M 56		

XCHG EB

byte constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity (Second byte of 2-byte instructions)
 dble constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity (Second and Third bytes of 3-byte instructions)
 adr 16-bit address (Second and Third bytes of 3-byte instructions)
 * all flags (C, Z, S, P, AC) affected
 ** all flags except CARRY affected (exception: INR, DCR, DCX affect no flags)
 † only CARRY affected

ARITHMETIC AND LOGICAL GROUP

Add*	Increment**	Logical†
ADD A 87	INR A 3C	ANA A 7F
ADD B 80	INR B 04	ANA A 0
ADD C 81	INR C 0C	ANA A 1
ADD D 82	INR D 14	ANA A 2
ADD E 83	INR E 1C	ANA A 3
ADD H 84	INR H 24	ANA A 4
ADD L 85	INR L 2C	ANA A 5
ADD M 86	INR M 34	ANA A 6
ADC A 8F	INX B 03	XRA A 7F
ADC B 88	INX D 13	XRA A 0
ADC C 89	INX H 23	XRA A 1
ADC D 8A	INX SP 33	XRA A 2
ADC E 8B		XRA A 3
ADC H 8C		XRA A 4
ADC L 8D		XRA A 5
ADC M 8E		XRA A 6
Subtract†	Decrement**	
SUB A 97	DCR A 3D	
SUB B 90	DCR B 05	
SUB C 91	DCR C 0D	
SUB D 92	DCR D 15	
SUB E 93	DCR E 1D	
SUB H 94	DCR H 25	
SUB L 95	DCR L 2D	
SUB M 96	DCR M 35	
SBB A 9F	DCX B 0B	
SBB B 98	DCX D 1B	
SBB C 99	DCX H 2B	
SBB D 9A	DCX SP 3B	
SBB E 9B		
SBB H 9C		
SBB L 9D		
SBB M 9E		
	Special	
	DAA* 27	
	CMA* 2F	
	STC† 37	
	CMC† 3F	

Operate Arithmetic

DAD B 39	RLC 07
DAD D 19	RRC 0F
DAD H 29	RAL 17
SF 39	RAR 1F

Rotate

Arith & L. Immediate:
 ADI byte C6
 ACI byte CE
 SUI byte D6
 SBI byte DE
 ANI byte E6
 XRI byte EE
 ORI byte F6
 CPI byte FE

BRANCH CONTROL GROUP

Jump
JMP adr C3
JNZ adr C2
JZ adr CA
JNC adr D2
JC adr DA
JPO adr E2
JPE adr EA
JP adr F2
JM adr FA
PCHL E9
Call
CALL adr CD
CNZ adr C4
CZ adr CC
CNC adr D4
CC adr DC
CPO adr E4
CPE adr EC
CP adr F4
CM adr FC
Return
RET C9
RNZ C0
RZ C8
RNC D0
RC D8
RPO E0
RPE E8
RP F0
RM F8

Restart

0 C7
1 CF
2 D7
3 DF
4 E7
5 EF
6 F7
7 FF

intel

8085/8080

Assembly Language
Reference Card

March 1979



©Intel Corporation, 1979

9800438D

HEX-ASCII TABLE

07 RST 2	00 HLT	21	42 B	63 c
08 RST 3	01 MOV	22	43 C	64 d
09 RST 4	02 STX	23	44 D	65 e
0A RST 5	03 ETX	24	45 E	66 f
0B RST 6	04 EOT	25	46 F	67 g
0C RST 7	05 ENQ	26	47 G	68 h
0D RST 8	06 ACK	27	48 H	69 i
0E RST 9	07 BEL	28	49 I	6A j
0F RST 10	08 BS	29	4A J	6B k
10 RST 11	09 HT	2A	4B K	6C l
11 RST 12	0A LF	2B	4C L	6D m
12 RST 13	0B VT	2C	4D M	6E n
13 RST 14	0C FF	2D	4E N	6F o
14 RST 15	0D CR	2E	4F O	70 p
15 RST 16	0E SO	2F	50 P	71 q
16 RST 17	0F SI	30	51 Q	72 r
17 RST 18	10 OLE	31	52 R	73 s
18 RST 19	11 DC1 (X-ON)	32	53 S	74 t
19 RST 20	12 DC2 (TAPE)	33	54 T	75 u
20 RST 21	13 DC3 (X-OFF)	34	55 U	76 v
	14 DC4 (TAPE)	35	56 V	77 w
	15 NAK	36	57 W	78 x
	16 SYN	37	58 X	79 y
	17 ETB	38	59 Y	7A z
	18 CAN	39	5A Z	7B
	19 EM	3A	5B	7C
	1A SUB	3B	5C	7D
	1B ESC	3C	5D	(ALT MODE)
	1C FS	3D	5E	(1)
	1D GS	3E	5F	(-)
	1E RS	3F	60	DEL
	1F US	40	61	(RUB OUT)
	20 SP	41	62	b

INTEL CORPORATION
3065 Bowers Avenue
Santa Clara, California 95051
Tel: (408) 967-8000

INTEL JAPAN CORPORATION
Flower Hill-Shinmachi East Bldg
1-23-9, Shinmachi, Setagaya-ku
Tokyo 154, Japan
Tel: (03) 426-9261

INTEL INTERNATIONAL
Rue du Moulin à Papier
51-Boite 1
B-1160 Brussels, Belgium
Tel: (02) 660 30 10

Printed in U.S.A./A0348/0481/100K BL

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

BRANCH CONTROL INSTRUCTIONS

Flag Condition	Jump	Call	Return
Zero=True	JZ CA	CZ CC	RZ CB
Zero=False	JNZ C2	CNZ CA	RNZ CO
Carry=True	JC DA	CC DC	RC OB
Carry=False	JNC D2	CNC DA	RNC DO
Sign=Positive	JP F2	CP FA	RP FO
Sign=Negative	JM FA	CM FC	RM FB
Parity=Even	JPE EA	CPE EC	RPE EB
Parity=Odd	JPO E2	CPO EA	RPO EO
Unconditional	JMP C3	CALL CD	RET C5

ACCUMULATOR OPERATIONS

Code	Function
XRA A	Clear A and Clear Carry
ORA A	Clear Carry
CMC	Complement Carry
CMA	Complement Accumulator
STC	Set Carry
RLC	Rotate Left
RRC	Rotate Right
RAL	Rotate Left Thru Carry
RAR	Rotate Right Thru Carry
DAA	Decimal Adjust Accum

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)	C Reg. (8)
D Reg. (8)	E Reg. (8)
H Reg. (8)	L Reg. (8)
Program Counter (16)	
Stack Pointer (16)	

REGISTER PAIR ORGANIZATION

PSW	
A (8)	FLAGS (8)

NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

B (B/C) (16)
D (D/E) (16)
H (H/L) (16)
Prog. Ctr. (16)
Stack Ptr. (16)

REGISTER PAIR AND STACK OPERATIONS

INTEL 8080/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION

A Reg. (8)

B Reg. (8)
